

# **MAS1016**

## **AM Receiver IC**

- Wide Supply Voltage Range
  Power Down and Power Up Control
  Control for AGC On
- Control for AGC On

**APPLICATIONS** 

(Germany)

.

#### DESCRIPTION

The MAS1016 AM-Receiver chip is a highly sensitive, simple to use AM receiver specially intended to receive time signals in the frequency range from 40 kHz to 100 kHz. There are only a few external components needed. The circuit has a

preamplifier, wide range automatic gain control, demodulator and output comparator built in. The output signal can be processed directly with an additional digital circuitry to extract the data from the received signal.


WWVB (USA), JG2AS (Japan) and DCF77

Time Signal Receiver designed for MSF (British),

#### **FEATURES**

- Wide Supply Voltage Range
- Power Down Control
- Only a Few External Components Needed
- Highly Sensitive AM Receiver
- Control for AGC On

## **BLOCK DIAGRAM**





#### PAD LAYOUT

1788 µm	
VSS RFI PDN AON DEC	
MAS1016	1786 µm

DIE size =  $1.79 \times 1.79 \text{ mm}$ ; PAD size =  $100 \times 100 \mu \text{m}$ Substrate is connected to Vdd. Note: Coordinates are calculated using Vdd as a centre point

Pad Identification	Name	X-coordinate	Y-coordinate	Note
Power Supply Voltage	VDD	0 μm	0 µm	
Quarz Filter Output	QO	306 μm	19 µm	
Quarz Filter Input	QI	587 μm	19 µm	
AGC Capacitor	AGC	866 μm	19 µm	
Receiver Output	OUT	1143 μm	19 µm	3
Demodulator Capacitor	DEC	1111 μm	1436 μm	
AGC On Control	AON	868 µm	1436 μm	2
Power Down Input	PDN	551 μm	1436 μm	1
Receiver Input	RFI	309 µm	1436 μm	
Power Supply Ground	VSS	16 µm	1415 μm	

Notes:

- 1) Level = VSS means receiver on; VDD = receiver off
- 2) Level = VSS means AGC hold; VDD = AGC on (working)
  - Internal pull-up with current < 1 μA which is switched off in power down</li>
    During AGC hold the receiver output OUT is hold down to VSS
- 3) 100% AM results in Level = VSS; 25% AM results in Level = VDD
  - the output is a current source/sink with  $|I_{OUT}| > 5 \mu A$
  - at power down the output is tri-state



## ABSOLUTE MAXIMUM RATINGS


Parameter	Symbol	Conditions	Min	Max	Unit
Supply Voltage	$V_{DD}$ - $V_{SS}$		-0.3	5.0	V
Input Voltage	V <sub>IN</sub>		V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
Power Dissipation	P <sub>MAX</sub>			100	mW
Operating Temperature	T <sub>OP</sub>		-20	70	°C
Storage Temperature	T <sub>ST</sub>		-40	120	°C

## **ELECTRICAL CHARACTERISTICS**

			Operating Condition	ns: VDD =	1.4V, Tempera	ature = 25°C
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating Voltage	V <sub>DD</sub>		1.10		3.60	V
Current Consumption	I <sub>DD</sub>			50	200	μA
Stand-By Current	I <sub>DDoff</sub>				0.1	μA
Input Range	f <sub>IN</sub>		40		100	kHz
Sensitivity	V <sub>IN</sub>		0.001		50	mVrms
Input Levels  I <sub>IN</sub>  <0.5 μA	V <sub>IL</sub> V <sub>IH</sub>		0.8 V <sub>DD</sub>		0.2 V <sub>DD</sub>	V
Output Current V <sub>OL</sub> <0.2 V <sub>DD</sub> ;V <sub>OH</sub> >0.8 V <sub>DD</sub>	I <sub>OUT</sub>		5			μA
Output Pulse	T <sub>0</sub>		65		125	ms
	T <sub>1</sub>		150		220	ms
Startup Time	T <sub>Start</sub>			8		S
Output Delay Time	T <sub>Delay</sub>			50	100	ms



## **TYPICAL APPLICATION**



Crystal frequencies:


77.503 kHz for DCF77 Receiver, 60 kHz for WWVB (USA) and MSF (British) Receiver 40 kHz JG2AS (Japan) Receiver

#### Note 1: AGC Capacitor

DCF77 Receiver 0.47 to 1.0 uF WWVB (USA), MSF (British) and JG2AS (Japan) 220 nF (external control of AON (=AGC on)is needed, for more details see also DAEV1016)



#### PACKAGE FOR SAMPLES



## **PIN DESCRIPTION**

Pin Name	Pin	Туре	Function	Note
NC	1			
VDD	2	Р	Positive Power Supply	
NC	3			
QO	4	AO	Quartz Filter Output	
NC	5			
QI	6	AI	Quartz Filter Input	
AGC	7	AO	AGC Capacitor	
OUT	8	DO	Receiver Output	3
NC	9			
NC	10			
NC	11			
NC	12			
NC	13			
NC	14			
DEC	15	AO	Demodulator Capacitor	
AON	16	DI	AGC On Control	2
PDN	17	AI	Power Down Input	1
RFI	18	AI	Receiver Input	
NC	19			
VSS	20	G	Power Supply Ground	

#### Notes:

- 1) Level = VSS means receiver on; VDD = receiver off
- 2) Level = VDD means receiver on; VSS = receiver off (PDN = VDD) Internal pull-down resistor > 1MOhm to VSS
- 3) 100 % AM results in Level = VSS; 25 % AM results in Level = VDD
- the output is a current source/sink with [lout] >5 μA
- at power down the output is tri-state



#### **ORDERING INFORMATION**

Product Code	Product	Package	Comments
MAS1016ATB1	AM-Receiver IC	Wafer, EWS-tested	Thickness 480 µm
MAS1016ATC1	AM-Receiver IC	Wafer, EWS-tested	Thickness 400 µm

Please contact Micro Analog Systems Oy for other wafer thickness options.

#### LOCAL DISTRIBUTOR

### MICRO ANALOG SYSTEMS OY CONTACTS

Micro Analog Systems Oy	Tel. +358 9 80 521
Kamreerintie 2, P.O.Box 51	Fax +358 9 805 3213
FIN-02771 Espoo, FINLAND	http://www.mas-oy.com

#### NOTICE

Micro Analog Systems Oy reserves the right to make changes to the products contained in this data sheet in order to improve the design or performance and to supply the best possible products. Micro Analog Systems Oy assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights unless otherwise specified in this data sheet, and makes no claim that the circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Micro Analog Systems Oy makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification.